source: 3DVCSoftware/branches/HTM-11.0-dev0-Qualcomm/source/Lib/TLibCommon/TypeDef.h @ 958

Last change on this file since 958 was 958, checked in by qualcomm, 10 years ago

Implementation of JCT3V_H0044
MACRO H0044_POC_LSB_NOT_PRESENT

Constraint checking on the value of poc_reset_idc and poc_lsb_val
When poc_lsb_not_present_flag[ i ] is equal to 1

  • When slice_pic_order_cnt_lsb is greater than 0, poc_reset_idc shall not be equal to 2.
  • When full_poc_reset_flag is equal to 1, poc_lsb_val shall be equal to 0.

Submitted by Hendry (fhendry@…)

  • Property svn:eol-style set to native
File size: 42.2 KB
Line 
1/* The copyright in this software is being made available under the BSD
2 * License, included below. This software may be subject to other third party
3 * and contributor rights, including patent rights, and no such rights are
4 * granted under this license. 
5 *
6* Copyright (c) 2010-2014, ITU/ISO/IEC
7 * All rights reserved.
8 *
9 * Redistribution and use in source and binary forms, with or without
10 * modification, are permitted provided that the following conditions are met:
11 *
12 *  * Redistributions of source code must retain the above copyright notice,
13 *    this list of conditions and the following disclaimer.
14 *  * Redistributions in binary form must reproduce the above copyright notice,
15 *    this list of conditions and the following disclaimer in the documentation
16 *    and/or other materials provided with the distribution.
17 *  * Neither the name of the ITU/ISO/IEC nor the names of its contributors may
18 *    be used to endorse or promote products derived from this software without
19 *    specific prior written permission.
20 *
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
25 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
31 * THE POSSIBILITY OF SUCH DAMAGE.
32 */
33
34/** \file     TypeDef.h
35    \brief    Define basic types, new types and enumerations
36*/
37
38#ifndef _TYPEDEF__
39#define _TYPEDEF__
40
41//! \ingroup TLibCommon
42//! \{
43/////////////////////////////////////////////////////////////////////////////////////////
44///////////////////////////////// EXTENSION SELECTION /////////////////////////////////// 
45/////////////////////////////////////////////////////////////////////////////////////////
46
47/* HEVC_EXT might be defined by compiler/makefile options.
48   
49   Linux makefiles support the following settings:   
50   make             -> HEVC_EXT not defined   
51   make HEVC_EXT=0  -> H_MV=0 H_3D=0   --> plain HM
52   make HEVC_EXT=1  -> H_MV=1 H_3D=0   --> MV only
53   make HEVC_EXT=2  -> H_MV=1 H_3D=1   --> full 3D
54*/
55
56#ifndef HEVC_EXT
57#define HEVC_EXT                    2
58#endif
59
60#if ( HEVC_EXT < 0 )||( HEVC_EXT > 2 )
61#error HEVC_EXT must be in the range of 0 to 2, inclusive.
62#endif
63
64#define H_MV          ( HEVC_EXT != 0)
65#define H_3D          ( HEVC_EXT == 2)
66
67#define NTT_BUG_FIX_TK54    1
68#define BUG_FIX_TK65        1
69
70/////////////////////////////////////////////////////////////////////////////////////////
71///////////////////////////////////   MAJOR DEFINES   /////////////////////////////////// 
72/////////////////////////////////////////////////////////////////////////////////////////
73
74#if H_MV
75#define H_MV_ENC_DEC_TRAC                 1  //< CU/PU level tracking
76#endif
77
78#if H_3D
79#define H_3D_QTLPC                        1   // OL_QTLIMIT_PREDCODING_B0068 //JCT3V-B0068
80                                              // HHI_QTLPC_RAU_OFF_C0160 JCT3V-C0160 change 2: quadtree limitation and predictive coding switched off in random access units
81                                              // MTK_TEX_DEP_PAR_G0055 Texture-partition-dependent depth partition. JCT3V-G0055
82
83#define H_3D_VSO                          1   // VSO, View synthesis optimization, includes:
84                                              // HHI_VSO
85                                              // HHI_VSO_LS_TABLE_M23714 enable table base Lagrange multiplier optimization
86                                              // SAIT_VSO_EST_A0033, JCT3V-A0033 modification 3
87                                              // LGE_WVSO_A0119
88                                              // SCU_HS_VSD_BUGFIX_IMPROV_G0163
89#define H_3D_NBDV                         1   // Neighboring block disparity derivation
90                                              // QC_JCT3V-A0097
91                                              // LGE_DVMCP_A0126
92                                              // LGE_DVMCP_MEM_REDUCTION_B0135     
93                                              // QC_SIMPLE_NBDV_B0047
94                                              // FIX_LGE_DVMCP_B0133
95                                              // QC_NBDV_LDB_FIX_C0055
96                                              // MTK_SAIT_TEMPORAL_FIRST_ORDER_C0141_C0097
97                                              // MTK_SIMPLIFY_DVTC_C0135           
98                                              // QC_CU_NBDV_D0181
99                                              // SEC_DEFAULT_DV_D0112
100                                              // MTK_DVMCP_FIX_E0172       fix the mismatch between software and WD for DV derivation from DVMCP blocks, issue 2 in JCT3V-E0172
101                                              // SEC_SIMPLIFIED_NBDV_E0142 Simplified NBDV, JCT3V-E0142 and JCT3V-E0190
102                                              // MTK_NBDV_TN_FIX_E0172     fix the issue of DV derivation from the temporal neighboring blocks, issue 7 in JCT3V-E0172
103                                              // MTK_TEXTURE_MRGCAND_BUGFIX_E0182  Bug fix for TEXTURE MERGING CANDIDATE     , JCT3V-E0182
104#define H_3D_ARP                          1   // Advanced residual prediction (ARP), JCT3V-D0177
105                                              // QC_MTK_INTERVIEW_ARP_F0123_F0108 JCT3V-F0123; JCT3V-F0108
106                                              // SHARP_ARP_REF_CHECK_F0105        ARP reference picture selection and DPB check
107                                              // LGE_ARP_CTX_F0161                JCT3V-F0161
108                                              // MTK_ARP_FLAG_CABAC_SIMP_G0061 Use 2 context for ARP flag referring to only left neighbor block in JCT3V-G0061
109                                              // MTK_ARP_REF_SELECTION_G0053 ARP Reference picture selection in JCT3V-G0053
110
111
112#define H_3D_IC                           1   // Illumination Compensation, JCT3V-B0045, JCT3V-C0046, JCT3V-D0060
113                                              // Unifying rounding offset, for IC part, JCT3V-D0135
114                                              // Full Pel Interpolation for Depth, HHI_FULL_PEL_DEPTH_MAP_MV_ACC
115                                              // SHARP_ILLUCOMP_REFINE_E0046
116                                              // MTK_CLIPPING_ALIGN_IC_E0168       // To support simplify bi-prediction PU with identical motion checking, JCT3V-E0168
117                                              // LGE_IC_CTX_F0160 //JCT3V-F0160
118                                              // SEC_ONLY_TEXTURE_IC_F0151
119                                              // MTK_IC_FLAG_CABAC_SIMP_G0061
120                                              // SEC_IC_ARP_SIG_G0072, Disabling IC when ARP is enabled, option 1 in JCT3V-G0072, part 2 in JCT3V-G0121
121
122
123#if H_3D_NBDV
124#define H_3D_NBDV_REF                     1   // Depth oriented neighboring block disparity derivation
125                                              // MTK_D0156
126                                              // MERL_D0166: Reference view selection in NBDV & Bi-VSP
127                                              // MERL_C0152: Basic VSP
128                                              // NBDV_DEFAULT_VIEWIDX_BUGFIX Bug fix for invalid default view index for NBDV
129                                              // NTT_DoNBDV_VECTOR_CLIP_E0141 disparity vector clipping in DoNBDV, JCT3V-E0141 and JCT3V-E0209
130#endif
131
132#define H_3D_VSP                          1   // View synthesis prediction
133                                              // MERL_C0152: Basic VSP
134                                              // MERL_D0166: Reference view selection in NBDV & Bi-VSP
135                                              // MTK_D0105, LG_D0139: No VSP for depth
136                                              // QC_D0191: Clean up
137                                              // LG_D0092: Multiple VSP candidate allowed
138                                              // MTK_VSP_FIX_ALIGN_WD_E0172
139                                              // NTT_VSP_ADAPTIVE_SPLIT_E0207 adaptive sub-PU partitioning in VSP, JCT3V-E0207
140                                              // NTT_VSP_DC_BUGFIX_E0208 bugfix for sub-PU based DC in VSP, JCT3V-E0208
141                                              // NTT_VSP_COMMON_E0207_E0208 common part of JCT3V-E0207 and JCT3V-E0208
142                                              // MTK_F0109_LG_F0120_VSP_BLOCK MTK_LG_SIMPLIFY_VSP_BLOCK_PARTITION_F0109_F0120 
143                                              // SHARP_VSP_BLOCK_IN_AMP_F0102 VSP partitioning for AMP
144                                              // MTK_VSP_SIMPLIFICATION_F0111 1. Inherited VSP also use NBDV of current CU, 2. VSP cannot be inherited from above LCU rowss
145                                              // LGE_SHARP_VSP_INHERIT_F0104
146                                              // NTT_STORE_SPDV_VSP_G0148 Storing Sub-PU based DV for VSP
147                                              // Restricted bi-prediction for VSP
148
149#define H_3D_IV_MERGE                     1   // Inter-view motion merge candidate
150                                              // HHI_INTER_VIEW_MOTION_PRED
151                                              // SAIT_IMPROV_MOTION_PRED_M24829, improved inter-view motion vector prediction
152                                              // QC_MRG_CANS_B0048             , JCT3V-B0048, B0086, B0069
153                                              // OL_DISMV_POS_B0069            , different pos for disparity MV candidate, B0069
154                                              // MTK_INTERVIEW_MERGE_A0049     , second part
155                                              // QC_AMVP_MRG_UNIFY_IVCAN_C0051     
156                                              // TEXTURE MERGING CANDIDATE     , JCT3V-C0137
157                                              // QC_INRIA_MTK_MRG_E0126
158                                              // ETRIKHU_MERGE_REUSE_F0093 QC_DEPTH_IV_MRG_F0125, JCT3V-F0125: Depth oriented Inter-view MV candidate
159                                              // EC_MPI_ENABLING_MERGE_F0150, MPI flag in VPS and enabling in Merge mode
160                                              // MTK_NBDV_IVREF_FIX_G0067      , Disable IvMC, VSP when IVREF is not available, JCT3V-G0067
161                                              // SEC_DEPTH_DV_DERIVAITON_G0074, Simplification of DV derivation for depth, JCT3V-G0074
162                                              // QC_DEPTH_MERGE_SIMP_G0127 Remove DV candidate and shifting candidate for depth coding
163
164
165#define H_3D_TMVP                         1   // QC_TMVP_C0047
166                                              // Sony_M23639
167
168#define H_3D_DIM                          1   // DIM, Depth intra modes, includes:
169                                              // HHI_DMM_WEDGE_INTRA
170                                              // HHI_DMM_PRED_TEX
171                                              // FIX_WEDGE_NOFLOAT_D0036
172                                              // LGE_EDGE_INTRA_A0070
173                                              // LGE_DMM3_SIMP_C0044
174                                              // QC_DC_PREDICTOR_D0183
175                                              // HHI_DELTADC_DLT_D0035
176                                              // PKU_QC_DEPTH_INTRA_UNI_D0195
177                                              // RWTH_SDC_DLT_B0036
178                                              // INTEL_SDC64_D0193
179                                              // RWTH_SDC_CTX_SIMPL_D0032
180                                              // LGE_CONCATENATE_D0141
181                                              // FIX_SDC_ENC_RD_WVSO_D0163
182                                              // MTK_SAMPLE_BASED_SDC_D0110
183                                              // SEC_DMM2_E0146_HHIFIX Removal of DMM2 from DMMs
184                                              // ZJU_DEPTH_INTRA_MODE_E0204 Simplified Binarization for depth_intra_mode
185                                              // KWU_SDC_SIMPLE_DC_E0117 Simplified DC calculation for SDC
186                                              // SCU_HS_DMM4_REMOVE_DIV_E0242 DMM4 Division Removal
187                                              // LGE_SDC_REMOVE_DC_E0158 Removal of DC mode from SDC
188                                              // LGE_PKU_DMM3_OVERLAP_E0159_HHIFIX 1   Removal of overlap between DMM3 and DMM1
189                                              // LGE_PRED_RES_CODING_DLT_DOMAIN_F0159 JCT3V-F0159
190                                              // HHI_DIM_PREDSAMP_FIX_F0171
191                                              // SEC_DMM3_RBC_F0147 Removal of DMM3 and RBC from DMMs
192                                              // QC_DIM_DELTADC_UNIFY_F0132 Unify delta DC coding in depth intra modes
193                                              // Unify intra SDC and inter SDC
194                                              // QC_GENERIC_SDC_G0122 Generalize SDC to all depth intra modes
195                                              // SCU_HS_DEPTH_DC_PRED_G0143
196                                              // HS_TSINGHUA_SDC_SPLIT_G0111
197                                              // QC_PKU_SDC_SPLIT_G0123 Intra SDC Split
198
199#define H_3D_INTER_SDC                    1   // INTER SDC, Inter simplified depth coding
200                                              // LGE_INTER_SDC_E0156 Enable inter SDC for depth coding
201                                              // SEC_INTER_SDC_G0101 Improved inter SDC with multiple DC candidates
202
203#define H_3D_SPIVMP                       1   // H_3D_SPIVMP    // JCT3V-F0110: Sub-PU level inter-view motion prediction
204                                              // SEC_SPIVMP_MCP_SIZE_G0077, Apply SPIVMP only to 2Nx2N partition, JCT3V-G0077
205                                              // QC_SPIVMP_MPI_G0119 Sub-PU level MPI merge candidate
206                                              // Simplification on Sub-PU level temporal interview motion prediction
207
208
209#define H_3D_DBBP                         1   // DBBP: Depth-based Block Partitioning and Merging
210
211#define H_3D_DDD                          1   // Disparity derived depth coding
212
213#define H_3D_FCO                          0   // Flexible coding order for 3D
214
215
216
217// OTHERS
218                                              // MTK_SONY_PROGRESSIVE_MV_COMPRESSION_E0170 // Progressive MV Compression, JCT3V-E0170
219#define H_3D_REN_MAX_DEV_OUT              0   // Output maximal possible shift deviation
220#define H_3D_FAST_TEXTURE_ENCODING        1   // Fast merge mode decision and early CU determination for texture component of dependent view, JCT3V-E0173
221                                              // MTK_FAST_TEXTURE_ENCODING_E0173
222#if H_3D_DIM
223#define H_3D_FAST_DEPTH_INTRA             1   // Fast DMM and RBC Mode Selection
224                                              // SCU_HS_FAST_DEPTH_INTRA_E0238_HHIFIX
225#endif
226
227// Rate Control
228#define KWU_FIX_URQ                       1
229#define KWU_RC_VIEWRC_E0227               0  ///< JCT3V-E0227, view-wise target bitrate allocation
230#define KWU_RC_MADPRED_E0227              0  ///< JCT3V-E0227, inter-view MAD prediction
231
232#endif // H_3D
233
234
235
236/////////////////////////////////////////////////////////////////////////////////////////
237///////////////////////////////////   DERIVED DEFINES /////////////////////////////////// 
238/////////////////////////////////////////////////////////////////////////////////////////
239
240///// ***** VIEW SYNTHESIS OPTIMIZAION *********
241#if H_3D_VSO                                 
242#define H_3D_VSO_DIST_INT                 1   // Allow negative synthesized view distortion change
243#define H_3D_VSO_COLOR_PLANES             1   // Compute VSO distortion on color planes
244#define H_3D_VSO_EARLY_SKIP               1   // LGE_VSO_EARLY_SKIP_A0093, A0093 modification 4
245#define H_3D_VSO_RM_ASSERTIONS            0   // Output VSO assertions
246#define H_3D_VSO_SYNTH_DIST_OUT           0   // Output of synthesized view distortion instead of depth distortion in encoder output
247#define H_3D_VSO_FIX                      0   // This fix should be enabled after verification
248#endif
249
250////   ****** NEIGHBOURING BLOCK-BASED DISPARITY VECTOR  *********
251#if H_3D_NBDV
252#define DVFROM_LEFT                       0
253#define DVFROM_ABOVE                      1
254#define IDV_CANDS                         2
255#endif
256
257///// ***** ADVANCED INTERVIEW RESIDUAL PREDICTION *********
258#if H_3D_ARP
259#define H_3D_ARP_WFNR                     3
260#endif
261
262///// ***** DEPTH INTRA MODES *********
263#if H_3D_DIM
264#define H_3D_DIM_DMM                      1   // Depth Modeling Modes
265#define H_3D_DIM_SDC                      1   // Simplified Depth Coding method
266#define H_3D_DIM_DLT                      1   // Depth Lookup Table
267
268#if H_3D_DIM_DLT
269#define H_3D_DELTA_DLT                    1
270#endif
271#define H_3D_DIM_ENC                      1   // Depth Intra encoder optimizations, includes:
272                                              // HHI_DEPTH_INTRA_SEARCH_RAU_C0160
273                                              // LG_ZEROINTRADEPTHRESI_A0087
274#endif
275///// ***** VIEW SYNTHESIS PREDICTION *********
276#if H_3D_VSP
277#define H_3D_VSP_BLOCKSIZE                4   // Supported values: 1, 2, and 4
278#if H_3D_VSP_BLOCKSIZE == 1
279#define H_3D_VSP_CONSTRAINED              1   // Constrained VSP @ 1x1
280#else
281#define H_3D_VSP_CONSTRAINED              0
282#endif
283#endif
284
285
286///// ***** ILLUMATION COMPENSATION *********
287#if H_3D_IC
288#define IC_REG_COST_SHIFT                 7
289#define IC_CONST_SHIFT                    5
290#define IC_SHIFT_DIFF                     12
291#endif
292
293
294///// ***** DEPTH BASED BLOCK PARTITIONING *********
295#if H_3D_DBBP
296#define DBBP_INVALID_SHORT                (-4)
297#define RWTH_DBBP_PACK_MODE               SIZE_2NxN
298#endif
299
300
301///// ***** FCO *********
302#if H_3D_FCO
303#define H_3D_FCO_VSP_DONBDV_E0163               1   // Adaptive depth reference for flexible coding order
304#else
305#define H_3D_FCO_VSP_DONBDV_E0163               0   // Adaptive depth reference for flexible coding order
306#endif
307
308#if H_3D
309#define PPS_FIX_DEPTH                           1
310#endif
311
312
313/////////////////////////////////////////////////////////////////////////////////////////
314///////////////////////////////////   HTM-11.0 Integrations                  //////////////////////////////
315/////////////////////////////////////////////////////////////////////////////////////////
316#if H_3D
317#define  H_3D_FIX_DBBP_IVMP                1  // Fix . Enable IVMP is always disabled, when DBBP is enabled. The original intention is to disable Sub-PU IVMP when DBBP is enabled, not to disable IVMP itself.
318
319#define MTK_ALIGN_SW_WD_BI_PRED_ARP_H0085 1   // Align the SW and WD for the bi-prediction ARP PUs by disallowing non-normative fast bi-prediction for ARP PUs, JCT3V-H0085
320#define MTK_LOW_LATENCY_IC_ENCODING_H0086   1 // Low-latency IC encoding in JCT3V-H0086
321#if MTK_LOW_LATENCY_IC_ENCODING_H0086
322#define MTK_LOW_LATENCY_IC_ENCODING_THRESHOLD_H0086    0.1 // Threshold for low-latency IC encoding in JCT3V-H0086
323#endif
324#define SEC_ADAPT_DISABLE_IVMP            1   // Disalbing IVMP merge candidates when IC is enabled, JCT3V-H0070
325
326#define MTK_DELTA_DC_FLAG_ONE_CONTEXT_H0084_H0100_H0113     1 // Use only one context for CABAC of delta_dc_flag as in JCTVC-H0084, JCTVC-H0100 and JCTVC-H0113
327#define MTK_SDC_FLAG_FIX_H0095            1   // Remove conditional check of PCM flag based on SDC flag, JCTVC-H0095
328#define MTK_DMM_SIMP_CODE_H0092           1   // Remove CABAC context for DMM1 mode coding
329
330
331#define QC_IV_PRED_CONSTRAINT_H0137       1   // Constraint on inter-view (motion) prediction tools
332#define ETRIKHU_BUGFIX_H0083              1   // bug-fix for DV candidate pruning
333#define ETRIKHU_CLEANUP_H0083             1   // cleaned-up source code for constructing merging candidate list
334#define ETRIKHU_CLEANUP_H0083_MISSING     1   // missing guard macros added by GT
335#define SHARP_SIMPLE_MERGE_H0062          1   // Restrict 3D-HEVC merge cand in small PUs
336#define MTK_DIS_SPBIP8X4_H0205            1   // Disable bi-prediction for 8x4 and 4x8 sub PU and remove the SPIVMP 2Nx2N restriction
337
338#if H_3D_NBDV
339#define SEC_VER_DONBDV_H0103              1   // Vertical DV Restriction for DoNBDV
340#endif
341
342#if H_3D_DIM
343#define HS_DMM_SDC_PREDICTOR_UNIFY_H0108  1   // Unification of DMM and SDC predictor derivation
344#define LGE_SIMP_DIM_NOT_PRESENT_FLAG_CODING_H0119_H0135  1 // Use only one context for CABAC of dim_not_present_flag
345#define QC_SIMP_DELTADC_CODING_H0131      1   // Simplify detaDC entropy coding
346
347#if H_3D_DIM_DLT
348#define SEC_NO_RESI_DLT_H0105             1
349#define MTK_DLT_CODING_FIX_H0091          1
350#endif
351#endif
352#if H_3D_DBBP
353#define MTK_DBBP_AMP_REM_H0072                 1
354#define RWTH_DBBP_NO_SPU_H0057                 1
355#define SEC_DBBP_FILTERING_H0104               1
356#define MTK_DBBP_SIGNALING_H0094               1   
357#endif
358
359#define MPI_SUBPU_DEFAULT_MV_H0077_H0099_H0111_H0133    1
360#endif
361
362#define H0044_POC_LSB_NOT_PRESENT        1      ///< JCT3V-H0044: Add constraint checking on the value of poc_reset_idc and poc_lsb_val
363
364/////////////////////////////////////////////////////////////////////////////////////////
365///////////////////////////////////   TBD                  //////////////////////////////
366/////////////////////////////////////////////////////////////////////////////////////////
367
368// #define H_MV_HLS_7_POC_P0041_3            0 // (POC/P0041/POC reset) #3 It was remarked that we should require each non-IRAP picture that has discardable_flag equal to 1 to have NUT value indicating that it is a sub-layer non-reference picture. This was agreed. Decision: Adopt (with constraint for discardable_flag as described above)
369// #define H_MV_HLS_7_POC_P0041_FIXES        0 // (POC/P0041/Fixes) For each non-IRAP picture that has discardable_flag equal to 1 to have NUT value indicating that it is a sub-layer non-reference picture.
370// #define H_MV_HLS_7_POC_P0056_4            0 // (POC/P0056/layer tree poc) #4 Proposal 1: If the POC reset approach is adopted as the basis for multi-layer POC derivation, it is proposed to derive the POC anchor picture from the previous TID0 picture (that is not a RASL picture, a RADL picture or a sub-layer non-reference picture and not with discardable_flag equal to 1) of  the current layer or any of its reference layer. This is asserted to improve loss resilience and reduce bit rate overhead. Decision: Adopt Proposal 1 (with the suggested modifications Ewith text provided as P0297).
371
372// #define H_MV_HLS_7_SEI_P0133_28           0 // (SEI/P0133/Recovery point SEI) #28 Decision: Adopt change to recover point semantics only (-v3)
373// #define H_MV_HLS_7_SEI_P0123_25           0 // (SEI/P0123/Alpha channel info) #25 Add alpha channel information SEI message Decision: Adopt. Constrain the bit depth indicated to be equal to the coded bit depth of the aux picture.
374
375// #define H_MV_HLS_7_HRD_P0138_6            0 // (HRD/P0138/HRD parameters for bitstreams excluding) #6 Decision: Adopt (as revised in updated contribution, with the specification of a flag in the BP SEI (HRD/P0192/sub-DPB) #12 Establish sub-DPBs based on the representation format indicated at the VPS level. It was suggested that the expressed shared capacity limit would need to be less than or equal to the sum of the individual capacity limits. Decision: Adopt as modified. Further study is encouraged on profile/level constraint selections.
376// #define H_MV_HLS_7_OTHER_P0187_1          0 // (OTHER/P0187/NoOutputOfPriorPicsFlag) #1 Inference of NoOutputOfPriorPicsFlag and proposes to take into account colour format and bit depth for the inference in addition to spatial resolution
377// #define H_MV_HLS_7_VPS_P0300_27           0 // Output part only. (VPS/P0300/alt output layer flag) #27 Change alt output layer flag to be signalled within the loop of output layer sets, from JCTVC-P0300-v2. Decision: Adopt.
378
379#define H_MV_HLS7_GEN                        0  // General changes (not tested)
380
381
382/////////////////////////////////////////////////////////////////////////////////////////
383///////////////////////////////////   HM RELATED DEFINES ////////////////////////////////
384/////////////////////////////////////////////////////////////////////////////////////////
385#define BUGFIX_INTRAPERIOD 1
386#define SAO_ENCODE_ALLOW_USE_PREDEBLOCK 1
387
388#define FIX1172 1 ///< fix ticket #1172
389
390#define MAX_NUM_PICS_IN_SOP           1024
391
392#define MAX_NESTING_NUM_OPS         1024
393#define MAX_NESTING_NUM_LAYER       64
394
395#define MAX_VPS_NUM_HRD_PARAMETERS                1
396#define MAX_VPS_OP_SETS_PLUS1                     1024
397#if H_MV
398#define MAX_VPS_NUH_LAYER_ID_PLUS1  63
399#define MAX_NUM_SCALABILITY_TYPES   16
400#define ENC_CFG_CONSOUT_SPACE       29           
401#else
402#define MAX_VPS_NUH_RESERVED_ZERO_LAYER_ID_PLUS1  1
403#endif
404
405
406#define MAX_CPB_CNT                     32  ///< Upper bound of (cpb_cnt_minus1 + 1)
407#if H_MV
408#define MAX_NUM_LAYER_IDS               63
409#define MAX_NUM_LAYERS                  63
410#define MAX_VPS_PROFILE_TIER_LEVEL      64
411#define MAX_VPS_ADD_OUTPUT_LAYER_SETS   1024
412#define MAX_VPS_OUTPUTLAYER_SETS        ( MAX_VPS_ADD_OUTPUT_LAYER_SETS + MAX_VPS_OP_SETS_PLUS1 )
413#define  MAX_NUM_VIDEO_SIGNAL_INFO      16
414#define MAX_NUM_SCALED_REF_LAYERS       MAX_NUM_LAYERS-1
415#define MAX_NUM_BSP_HRD_PARAMETERS      100 ///< Maximum value is actually not specified
416#define MAX_NUM_BITSTREAM_PARTITIONS    100 ///< Maximum value is actually not specified
417#define MAX_NUM_BSP_SCHED_COMBINATION   100 ///< Maximum value is actually not specified
418#define MAX_SUB_STREAMS                 1024
419#else
420#define MAX_NUM_LAYER_IDS                64
421#endif
422
423#define COEF_REMAIN_BIN_REDUCTION        3 ///< indicates the level at which the VLC
424                                           ///< transitions from Golomb-Rice to TU+EG(k)
425
426#define CU_DQP_TU_CMAX 5                   ///< max number bins for truncated unary
427#define CU_DQP_EG_k 0                      ///< expgolomb order
428
429#define SBH_THRESHOLD                    4  ///< I0156: value of the fixed SBH controlling threshold
430 
431#define SEQUENCE_LEVEL_LOSSLESS           0  ///< H0530: used only for sequence or frame-level lossless coding
432
433#define DISABLING_CLIP_FOR_BIPREDME         1  ///< Ticket #175
434 
435#define C1FLAG_NUMBER               8 // maximum number of largerThan1 flag coded in one chunk :  16 in HM5
436#define C2FLAG_NUMBER               1 // maximum number of largerThan2 flag coded in one chunk:  16 in HM5
437#define SAO_ENCODING_CHOICE              1  ///< I0184: picture early termination
438#if SAO_ENCODING_CHOICE
439#define SAO_ENCODING_RATE                0.75
440#define SAO_ENCODING_CHOICE_CHROMA       1 ///< J0044: picture early termination Luma and Chroma are handled separately
441#if SAO_ENCODING_CHOICE_CHROMA
442#define SAO_ENCODING_RATE_CHROMA         0.5
443#endif
444#endif
445
446#define MAX_NUM_VPS                16
447#define MAX_NUM_SPS                16
448#define MAX_NUM_PPS                64
449
450#define RDOQ_CHROMA_LAMBDA          1   ///< F386: weighting of chroma for RDOQ
451
452#define MIN_SCAN_POS_CROSS          4
453
454#define FAST_BIT_EST                1   ///< G763: Table-based bit estimation for CABAC
455
456#define MLS_GRP_NUM                         64     ///< G644 : Max number of coefficient groups, max(16, 64)
457#define MLS_CG_SIZE                         4      ///< G644 : Coefficient group size of 4x4
458
459#define ADAPTIVE_QP_SELECTION               1      ///< G382: Adaptive reconstruction levels, non-normative part for adaptive QP selection
460#if ADAPTIVE_QP_SELECTION
461#define ARL_C_PRECISION                     7      ///< G382: 7-bit arithmetic precision
462#define LEVEL_RANGE                         30     ///< G382: max coefficient level in statistics collection
463#endif
464
465#define HHI_RQT_INTRA_SPEEDUP             1           ///< tests one best mode with full rqt
466#define HHI_RQT_INTRA_SPEEDUP_MOD         0           ///< tests two best modes with full rqt
467
468#if HHI_RQT_INTRA_SPEEDUP_MOD && !HHI_RQT_INTRA_SPEEDUP
469#error
470#endif
471
472#define VERBOSE_RATE 0 ///< Print additional rate information in encoder
473
474#define AMVP_DECIMATION_FACTOR            4
475
476#define SCAN_SET_SIZE                     16
477#define LOG2_SCAN_SET_SIZE                4
478
479#define FAST_UDI_MAX_RDMODE_NUM               35          ///< maximum number of RD comparison in fast-UDI estimation loop
480
481#define ZERO_MVD_EST                          0           ///< Zero Mvd Estimation in normal mode
482
483#define NUM_INTRA_MODE 36
484#if !REMOVE_LM_CHROMA
485#define LM_CHROMA_IDX  35
486#endif
487
488#define WRITE_BACK                      1           ///< Enable/disable the encoder to replace the deltaPOC and Used by current from the config file with the values derived by the refIdc parameter.
489#define AUTO_INTER_RPS                  1           ///< Enable/disable the automatic generation of refIdc from the deltaPOC and Used by current from the config file.
490#define PRINT_RPS_INFO                  0           ///< Enable/disable the printing of bits used to send the RPS.
491                                                    // using one nearest frame as reference frame, and the other frames are high quality (POC%4==0) frames (1+X)
492                                                    // this should be done with encoder only decision
493                                                    // but because of the absence of reference frame management, the related code was hard coded currently
494
495#define RVM_VCEGAM10_M 4
496
497#define PLANAR_IDX             0
498#define VER_IDX                26                    // index for intra VERTICAL   mode
499#define HOR_IDX                10                    // index for intra HORIZONTAL mode
500#define DC_IDX                 1                     // index for intra DC mode
501#define NUM_CHROMA_MODE        5                     // total number of chroma modes
502#define DM_CHROMA_IDX          36                    // chroma mode index for derived from luma intra mode
503
504
505#define FAST_UDI_USE_MPM 1
506
507#define RDO_WITHOUT_DQP_BITS              0           ///< Disable counting dQP bits in RDO-based mode decision
508
509#define FULL_NBIT 0 ///< When enabled, compute costs using full sample bitdepth.  When disabled, compute costs as if it is 8-bit source video.
510#if FULL_NBIT
511# define DISTORTION_PRECISION_ADJUSTMENT(x) 0
512#else
513# define DISTORTION_PRECISION_ADJUSTMENT(x) (x)
514#endif
515
516#define LOG2_MAX_NUM_COLUMNS_MINUS1        7
517#define LOG2_MAX_NUM_ROWS_MINUS1           7
518#define LOG2_MAX_COLUMN_WIDTH              13
519#define LOG2_MAX_ROW_HEIGHT                13
520
521#define MATRIX_MULT                             0   // Brute force matrix multiplication instead of partial butterfly
522
523#define REG_DCT 65535
524
525#define AMP_SAD                               1           ///< dedicated SAD functions for AMP
526#define AMP_ENC_SPEEDUP                       1           ///< encoder only speed-up by AMP mode skipping
527#if AMP_ENC_SPEEDUP
528#define AMP_MRG                               1           ///< encoder only force merge for AMP partition (no motion search for AMP)
529#endif
530
531#define CABAC_INIT_PRESENT_FLAG     1
532
533// ====================================================================================================================
534// Basic type redefinition
535// ====================================================================================================================
536
537typedef       void                Void;
538typedef       bool                Bool;
539
540#ifdef __arm__
541typedef       signed char         Char;
542#else
543typedef       char                Char;
544#endif
545typedef       unsigned char       UChar;
546typedef       short               Short;
547typedef       unsigned short      UShort;
548typedef       int                 Int;
549typedef       unsigned int        UInt;
550typedef       double              Double;
551typedef       float               Float;
552
553// ====================================================================================================================
554// 64-bit integer type
555// ====================================================================================================================
556
557#ifdef _MSC_VER
558typedef       __int64             Int64;
559
560#if _MSC_VER <= 1200 // MS VC6
561typedef       __int64             UInt64;   // MS VC6 does not support unsigned __int64 to double conversion
562#else
563typedef       unsigned __int64    UInt64;
564#endif
565
566#else
567
568typedef       long long           Int64;
569typedef       unsigned long long  UInt64;
570
571#endif
572
573// ====================================================================================================================
574// Type definition
575// ====================================================================================================================
576
577typedef       UChar           Pxl;        ///< 8-bit pixel type
578typedef       Short           Pel;        ///< 16-bit pixel type
579typedef       Int             TCoeff;     ///< transform coefficient
580
581#if H_3D_VSO
582// ====================================================================================================================
583// Define Distortion Types
584// ====================================================================================================================
585typedef       Int64           RMDist;     ///< renderer model distortion
586
587#if H_3D_VSO_DIST_INT
588typedef       Int64            Dist;       ///< RDO distortion
589typedef       Int64            Dist64; 
590#define       RDO_DIST_MIN     MIN_INT
591#define       RDO_DIST_MAX     MAX_INT
592#else
593typedef       UInt             Dist;       ///< RDO distortion
594typedef       UInt64           Dist; 
595#define       RDO_DIST_MIN     0
596#define       RDO_DIST_MAX     MAX_UINT
597#endif
598#endif
599/// parameters for adaptive loop filter
600class TComPicSym;
601
602// Slice / Slice segment encoding modes
603enum SliceConstraint
604{
605  NO_SLICES              = 0,          ///< don't use slices / slice segments
606  FIXED_NUMBER_OF_LCU    = 1,          ///< Limit maximum number of largest coding tree blocks in a slice / slice segments
607  FIXED_NUMBER_OF_BYTES  = 2,          ///< Limit maximum number of bytes in a slice / slice segment
608  FIXED_NUMBER_OF_TILES  = 3,          ///< slices / slice segments span an integer number of tiles
609};
610
611enum SAOComponentIdx
612{
613  SAO_Y =0,
614  SAO_Cb,
615  SAO_Cr,
616  NUM_SAO_COMPONENTS
617};
618
619enum SAOMode //mode
620{
621  SAO_MODE_OFF = 0,
622  SAO_MODE_NEW,
623  SAO_MODE_MERGE,
624  NUM_SAO_MODES
625};
626
627enum SAOModeMergeTypes
628{
629  SAO_MERGE_LEFT =0,
630  SAO_MERGE_ABOVE,
631  NUM_SAO_MERGE_TYPES
632};
633
634
635enum SAOModeNewTypes
636{
637  SAO_TYPE_START_EO =0,
638  SAO_TYPE_EO_0 = SAO_TYPE_START_EO,
639  SAO_TYPE_EO_90,
640  SAO_TYPE_EO_135,
641  SAO_TYPE_EO_45,
642
643  SAO_TYPE_START_BO,
644  SAO_TYPE_BO = SAO_TYPE_START_BO,
645
646  NUM_SAO_NEW_TYPES
647};
648#define NUM_SAO_EO_TYPES_LOG2 2
649
650enum SAOEOClasses
651{
652  SAO_CLASS_EO_FULL_VALLEY = 0,
653  SAO_CLASS_EO_HALF_VALLEY = 1,
654  SAO_CLASS_EO_PLAIN       = 2,
655  SAO_CLASS_EO_HALF_PEAK   = 3,
656  SAO_CLASS_EO_FULL_PEAK   = 4,
657  NUM_SAO_EO_CLASSES,
658};
659
660
661#define NUM_SAO_BO_CLASSES_LOG2  5
662enum SAOBOClasses
663{
664  //SAO_CLASS_BO_BAND0 = 0,
665  //SAO_CLASS_BO_BAND1,
666  //SAO_CLASS_BO_BAND2,
667  //...
668  //SAO_CLASS_BO_BAND31,
669
670  NUM_SAO_BO_CLASSES = (1<<NUM_SAO_BO_CLASSES_LOG2),
671};
672#define MAX_NUM_SAO_CLASSES  32  //(NUM_SAO_EO_GROUPS > NUM_SAO_BO_GROUPS)?NUM_SAO_EO_GROUPS:NUM_SAO_BO_GROUPS
673
674struct SAOOffset
675{
676  Int modeIdc; //NEW, MERGE, OFF
677  Int typeIdc; //NEW: EO_0, EO_90, EO_135, EO_45, BO. MERGE: left, above
678  Int typeAuxInfo; //BO: starting band index
679  Int offset[MAX_NUM_SAO_CLASSES];
680
681  SAOOffset();
682  ~SAOOffset();
683  Void reset();
684
685  const SAOOffset& operator= (const SAOOffset& src);
686};
687
688struct SAOBlkParam
689{
690
691  SAOBlkParam();
692  ~SAOBlkParam();
693  Void reset();
694  const SAOBlkParam& operator= (const SAOBlkParam& src);
695  SAOOffset& operator[](Int compIdx){ return offsetParam[compIdx];}
696private:
697  SAOOffset offsetParam[NUM_SAO_COMPONENTS];
698
699};
700
701/// parameters for deblocking filter
702typedef struct _LFCUParam
703{
704  Bool bInternalEdge;                     ///< indicates internal edge
705  Bool bLeftEdge;                         ///< indicates left edge
706  Bool bTopEdge;                          ///< indicates top edge
707} LFCUParam;
708
709// ====================================================================================================================
710// Enumeration
711// ====================================================================================================================
712
713/// supported slice type
714enum SliceType
715{
716  B_SLICE,
717  P_SLICE,
718  I_SLICE
719};
720
721/// chroma formats (according to semantics of chroma_format_idc)
722enum ChromaFormat
723{
724  CHROMA_400  = 0,
725  CHROMA_420  = 1,
726  CHROMA_422  = 2,
727  CHROMA_444  = 3
728};
729
730/// supported partition shape
731enum PartSize
732{
733  SIZE_2Nx2N,           ///< symmetric motion partition,  2Nx2N
734  SIZE_2NxN,            ///< symmetric motion partition,  2Nx N
735  SIZE_Nx2N,            ///< symmetric motion partition,   Nx2N
736  SIZE_NxN,             ///< symmetric motion partition,   Nx N
737  SIZE_2NxnU,           ///< asymmetric motion partition, 2Nx( N/2) + 2Nx(3N/2)
738  SIZE_2NxnD,           ///< asymmetric motion partition, 2Nx(3N/2) + 2Nx( N/2)
739  SIZE_nLx2N,           ///< asymmetric motion partition, ( N/2)x2N + (3N/2)x2N
740  SIZE_nRx2N,           ///< asymmetric motion partition, (3N/2)x2N + ( N/2)x2N
741  SIZE_NONE = 15
742};
743
744/// supported prediction type
745enum PredMode
746{
747  MODE_INTER,           ///< inter-prediction mode
748  MODE_INTRA,           ///< intra-prediction mode
749  MODE_NONE = 15
750};
751
752/// texture component type
753enum TextType
754{
755  TEXT_LUMA,            ///< luma
756  TEXT_CHROMA,          ///< chroma (U+V)
757  TEXT_CHROMA_U,        ///< chroma U
758  TEXT_CHROMA_V,        ///< chroma V
759  TEXT_ALL,             ///< Y+U+V
760  TEXT_NONE = 15
761};
762
763/// reference list index
764enum RefPicList
765{
766  REF_PIC_LIST_0 = 0,   ///< reference list 0
767  REF_PIC_LIST_1 = 1,   ///< reference list 1
768  REF_PIC_LIST_X = 100  ///< special mark
769};
770
771/// distortion function index
772enum DFunc
773{
774  DF_DEFAULT  = 0,
775  DF_SSE      = 1,      ///< general size SSE
776  DF_SSE4     = 2,      ///<   4xM SSE
777  DF_SSE8     = 3,      ///<   8xM SSE
778  DF_SSE16    = 4,      ///<  16xM SSE
779  DF_SSE32    = 5,      ///<  32xM SSE
780  DF_SSE64    = 6,      ///<  64xM SSE
781  DF_SSE16N   = 7,      ///< 16NxM SSE
782 
783  DF_SAD      = 8,      ///< general size SAD
784  DF_SAD4     = 9,      ///<   4xM SAD
785  DF_SAD8     = 10,     ///<   8xM SAD
786  DF_SAD16    = 11,     ///<  16xM SAD
787  DF_SAD32    = 12,     ///<  32xM SAD
788  DF_SAD64    = 13,     ///<  64xM SAD
789  DF_SAD16N   = 14,     ///< 16NxM SAD
790 
791  DF_SADS     = 15,     ///< general size SAD with step
792  DF_SADS4    = 16,     ///<   4xM SAD with step
793  DF_SADS8    = 17,     ///<   8xM SAD with step
794  DF_SADS16   = 18,     ///<  16xM SAD with step
795  DF_SADS32   = 19,     ///<  32xM SAD with step
796  DF_SADS64   = 20,     ///<  64xM SAD with step
797  DF_SADS16N  = 21,     ///< 16NxM SAD with step
798 
799  DF_HADS     = 22,     ///< general size Hadamard with step
800  DF_HADS4    = 23,     ///<   4xM HAD with step
801  DF_HADS8    = 24,     ///<   8xM HAD with step
802  DF_HADS16   = 25,     ///<  16xM HAD with step
803  DF_HADS32   = 26,     ///<  32xM HAD with step
804  DF_HADS64   = 27,     ///<  64xM HAD with step
805  DF_HADS16N  = 28,     ///< 16NxM HAD with step
806#if H_3D_VSO
807  DF_VSD      = 29,      ///< general size VSD
808  DF_VSD4     = 30,      ///<   4xM VSD
809  DF_VSD8     = 31,      ///<   8xM VSD
810  DF_VSD16    = 32,      ///<  16xM VSD
811  DF_VSD32    = 33,      ///<  32xM VSD
812  DF_VSD64    = 34,      ///<  64xM VSD
813  DF_VSD16N   = 35,      ///< 16NxM VSD
814#endif
815
816#if AMP_SAD
817  DF_SAD12    = 43,
818  DF_SAD24    = 44,
819  DF_SAD48    = 45,
820
821  DF_SADS12   = 46,
822  DF_SADS24   = 47,
823  DF_SADS48   = 48,
824
825  DF_SSE_FRAME = 50     ///< Frame-based SSE
826#else
827  DF_SSE_FRAME = 33     ///< Frame-based SSE
828#endif
829};
830
831/// index for SBAC based RD optimization
832enum CI_IDX
833{
834  CI_CURR_BEST = 0,     ///< best mode index
835  CI_NEXT_BEST,         ///< next best index
836  CI_TEMP_BEST,         ///< temporal index
837  CI_CHROMA_INTRA,      ///< chroma intra index
838  CI_QT_TRAFO_TEST,
839  CI_QT_TRAFO_ROOT,
840  CI_NUM,               ///< total number
841};
842
843/// motion vector predictor direction used in AMVP
844enum MVP_DIR
845{
846  MD_LEFT = 0,          ///< MVP of left block
847  MD_ABOVE,             ///< MVP of above block
848  MD_ABOVE_RIGHT,       ///< MVP of above right block
849  MD_BELOW_LEFT,        ///< MVP of below left block
850  MD_ABOVE_LEFT         ///< MVP of above left block
851};
852
853/// merging candidates
854#if ETRIKHU_CLEANUP_H0083
855enum DefaultMergCandOrder
856{
857  MRG_T = 0,            ///< MPI
858  MRG_D,                ///< DDD
859  MRG_IVMC,             ///< Temporal inter-view
860  MRG_A1,               ///< Left
861  MRG_B1,               ///< Above
862  MRG_B0,               ///< Above right
863  MRG_IVDC,             ///< Disparity inter-view
864  MRG_VSP,              ///< VSP
865  MRG_A0,               ///< Left bottom
866  MRG_B2,               ///< Above left
867  MRG_IVSHIFT,          ///< Shifted IVMC of Shifted IVDC. (These are mutually exclusive)
868  MRG_COL               ///< Temporal co-located
869};
870#endif
871
872/// coefficient scanning type used in ACS
873enum COEFF_SCAN_TYPE
874{
875  SCAN_DIAG = 0,         ///< up-right diagonal scan
876  SCAN_HOR,              ///< horizontal first scan
877  SCAN_VER               ///< vertical first scan
878};
879
880namespace Profile
881{
882  enum Name
883  {
884    NONE = 0,
885    MAIN = 1,
886    MAIN10 = 2,
887    MAINSTILLPICTURE = 3,
888#if H_MV
889    MAINSTEREO = 4,
890    MAINMULTIVIEW = 5,
891#if H_3D
892    MAIN3D = 6, 
893#endif
894#endif
895  };
896}
897
898namespace Level
899{
900  enum Tier
901  {
902    MAIN = 0,
903    HIGH = 1,
904  };
905
906  enum Name
907  {
908    NONE     = 0,
909    LEVEL1   = 30,
910    LEVEL2   = 60,
911    LEVEL2_1 = 63,
912    LEVEL3   = 90,
913    LEVEL3_1 = 93,
914    LEVEL4   = 120,
915    LEVEL4_1 = 123,
916    LEVEL5   = 150,
917    LEVEL5_1 = 153,
918    LEVEL5_2 = 156,
919    LEVEL6   = 180,
920    LEVEL6_1 = 183,
921    LEVEL6_2 = 186,
922  };
923}
924//! \}
925
926#if H_MV
927
928enum PpsExtensionTypes
929{
930  PPS_EX_T_MV      = 0,
931#if H_3D
932  PPS_EX_T_3D      = 3,
933#endif
934  PPS_EX_T_ESC     = 7,
935  PPS_EX_T_MAX_NUM = 8
936};
937
938//Below for sps, would be good if this could be aligned
939
940  enum PsExtensionTypes
941  {
942    PS_EX_T_MV   = 1,
943#if H_3D
944    PS_EX_T_3D   = 3,
945#endif
946    PS_EX_T_ESC  = 7,
947    PS_EX_T_MAX_NUM = 8
948  };
949
950/// scalability types
951  enum ScalabilityType
952  {
953#if H_3D
954    DEPTH_ID = 0,   
955#endif   
956    VIEW_ORDER_INDEX  = 1,
957  };
958#endif
959#if H_3D
960  // Renderer
961  enum BlenMod
962  {
963    BLEND_NONE  = -1,
964    BLEND_AVRG  = 0,
965    BLEND_LEFT  = 1,
966    BLEND_RIGHT = 2,
967    BLEND_GEN   =  3
968  };
969
970 
971  enum
972  {
973    VIEWPOS_INVALID = -1,
974    VIEWPOS_LEFT    = 0,
975    VIEWPOS_RIGHT   = 1,
976    VIEWPOS_MERGED  = 2
977  };
978
979#define Log2( n ) ( log((double)n) / log(2.0) ) // Ed.(GT): This is very very bad and should be fixed to used integer arithmetics ( see gCeilLog2 ) moreover it should not be defined in the tool macro section!
980#endif
981#endif
Note: See TracBrowser for help on using the repository browser.